IEEE Xplore ◄ Back to Previous Page

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 **A 3.3 volt high-frequency capacitorless electronically-tunable log-domain oscillator**
Pookaiyaudom, S.; Mahattanakul, J.;
Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium on , Volume: 2 , 28 April-3 May 1995
Pages:829 - 832 vol.2

IEEE CNF

2 **SOI capacitor-less 1-transistor DRAM sensing scheme with automatic reference generation**
Blagojevic, M.; Pastre, M.; Kayal, M.; Fazan, P.; Okhonin, S.; Nagoga, M.; Declercq, M.;
VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on , 17-19 June 2004
Pages:182 - 183

IEEE CNF

3 **A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications**
Kuo, C.; Tsu-Jae King; Chenming Hu;
Electron Devices, IEEE Transactions on , Volume: 50 , Issue: 12 , Dec. 2003
Pages:2408 - 2416

IEEE JNL

4 **A capacitorless double-gate DRAM cell**
Hu, C.; Tsu-Jae King; Chenming Hu;
Electron Device Letters, IEEE , Volume: 23 , Issue: 6 , June 2002
Pages:345 - 347

IEEE JNL

5 **MISS tunnel diode: a capacitorless $4F^2$ memory cell for sub-0.1 μm era**
Matsuoka, H.; Sakata, T.; Kimura, S.;
VLSI Technology, 2000. Digest of Technical Papers. 2000 Symposium on , 13-15 June 2000
Pages:30 - 31

IEEE CNF

6 **A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory**
Yoshida, E.; Tanaka, T.;
Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , 8-10 Dec. 2003
Pages:37.6.1 - 37.6.4

IEEE CNF

7 **A capacitorless double-gate DRAM cell design for high density applications**
Kuo, C.; Tsu-Jae King; Chenming Hu;
Electron Devices Meeting, 2002. IEDM '02. Digest. International , 8-11 Dec. 2002
Pages:843 - 846

IEEE CNF

8 **A capacitorless DRAM cell on SOI substrate**
Hsing-Jen Wann; Chenming Hu;
Electron Devices Meeting, 1993. Technical Digest., International , 5-8 Dec. 1993
Pages:635 - 638

IEEE CNF

9 **A capacitor-less 1T-DRAM cell**
Okhonin, S.; Nagoga, M.; Sallese, J.M.; Fazan, P.;
Electron Device Letters, IEEE , Volume: 23 , Issue: 2 , Feb. 2002
Pages:85 - 87

IEEE JNL

10 **A robust array architecture for a capacitorless MISS tunnel-diode memory**
Hanzawa, S.; Sakata, T.; Sekiguchi, T.; Matsuoka, H.;
VLSI Circuits Digest of Technical Papers, 2002. Symposium on , 13-15 June 2002
Pages:150 - 153

IEEE CNF

11 **Capacitor-less 1-transistor DRAM**
Fazan, P.; Okhonin, S.; Nagoga, M.; Sallese, J.M.; Portmann, L.; Ferrant, R.; Kayal, M.; Pastre, M.; Blagojevic, M.; Borschberg, A.; Declercq, M.;
SOI Conference, IEEE International 2002 , 7-10 Oct. 2002
Pages:10 - 13

IEEE CNF

12 **A SOI capacitor-less 1T-DRAM concept**
Okhonin, S.; Nagoga, M.; Sallese, J.M.; Fazan, P.;
SOI Conference, 2001 IEEE International , 1-4 Oct. 2001
Pages:153 - 154

IEEE CNF

13 **A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs**
Fazan, P.C.; Okhonin, S.; Nagoga, M.; Sallese, J.-M.;
Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 , 12-15 May 2002
Pages:99 - 102

IEEE CNF

14 **A CMOS compatible low power ultra dense capacitor less SOI RAM**
Fazan, P.; Okhonin, S.; Nagoga, M.;
Semiconductor Device Research Symposium, 2003 International , 10-12 Dec. 2003
Pages:386 - 387

IEEE CNF

15 **A 2 V-700 MHz current-tunable phase shifter using MOS internal capacitances**
Srisuchinwong, B.; Leelasantitham, A.;
Circuits and Systems, 2000. IEEE APCCAS 2000. The 2000 IEEE Asia-Pacific Conference on , 4-6 Dec. 2000
Pages:205 - 208

IEEE CNF